• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 352 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC5926: Daisy chain setup timing potential problem

Valentin Popa
Intellectual 680 points
Part Number: TLC5926

Minimum tPHL4 in the datasheet is not specified while tSU(D) is min 7ns.

Above could indicate a potential daisy chain problem (or at least the device is not daisy chain friendly). How could multiple devices be safely daisy chain with above params?

What is the recommended way of daisy chain for TLC5926 (mainly related to address setup timing violations on second device which is fed from SDO of first one)?

We have some real problems in daisy chaining 8 of these devices where first 4 seems to work but last 4 cause some garbage on the 7 segments displays they drive.

Valentin

  • 0
    TI__Expert 3190 points
    Hi Valentin,

    What is the frequency of the CLK?

    Generally, the tPHL4/tPLH4 is smaller than typical 20ns. there will not be the problem when tPHL4/tPLH4>tho. So there is no problem that connect the first SDO to the second SDI.

    You may need to concern about the frequency of the CLK, and it should meet : fclk> one frame bit number* N* frame_rate; if the fclk not enough, there later device will not be able to receive the data when latch signal enable.

    I suggest to increase the CLK frequency to see if it can be solved.

    thanks!

    Best regards!

    Shawn.
  • 0 in reply to Shawn Ding
    TI__Expert 3190 points
    Hi，Valentin,

    I will close this thread, if you have any further question, just reply on this, it will open again.

    thanks!

    Best regards!

    Shawn.