Re the latest datasheet change in October - the NAND gate was changed to AND. Is this correct? Did the die change? The true table suggests not. ie in+ = 1, in- = 0, NAND output would be 0, PMOS on NMOS off. AND gate would mean N/Pmos on/off state would be swapped.
Is the logic the same as the preproduction dies?
Thanks