• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 180 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LOAD SWITCH WITH DELAY

Hari T O0
Genius 3820 points

Hi Team,

I tried to implement two load switches using discrete when I am not applying any delay output is coming properly.

 But once the delay is applied output is attenuated. Could please tell me why.

Please find the attached TINA TI file

Regards
Hari

LOAD_SIM.TSC

  • 0
    TI__Intellectual 1440 points
    Hi Hari,

    Thanks for reaching out to us.
    Yes, in second case due to R2 and C1, the Gate of PMOS(T3) is taking more time to reach zero(or Source potential of lower MOS T4) which inturn make PMOS ON. Whereas in first case, the Gate of PMOS(T1) quicly reaches to to zero(or Source potential of lower MOS T2) and makes it ON.
    You could either reduce R2 & C1 value or run simulation for longer time to see the results.

    Hope this answers your query.