Dear Expert :
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dustin,
When a high current FET is laid out on a chip, there are multiple sections laid out in parallel instead of one big area. Think of it like multiple small FETs in parallel. The IC turns off a bank of those FETs at lower currents in order to improve current measurement accuracy.