Hello,
we have observed the phase low level about 0.68V, is it reasonable on PFM operation?
External load=0A
External load=0.22A
External load=0.4A,負壓消除。
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
we have observed the phase low level about 0.68V, is it reasonable on PFM operation?
External load=0A
External load=0.22A
External load=0.4A,負壓消除。
thanks for your comment, Sabina.
the Schematic and layout is post below
We have use "low-inductance probe" as app note, it can observed negative base about -640mV as below, increase external load to 0.4A; the negative base recover to zero. is it possible TLV62085 internal MOSFET both off?
External load=0A
External load=240mA
External load=400mA
1. Populated snubber circuit makes TLV62085 into CCM more earlier when extenal load reached 320mA.
2. We added a 22uF/1206 MLCC cross TLV62085 between input positive to output GND as illustrated as below, it is no improvement.
3. We have contacted TI Taipei side to test same configuration on EVM.
4. We have tested another board that by TI's agent FAE, it also observed the same situation that has a negative base level. it seems not single case, do you have idea why negative based voltage emerged from currently circuit?