• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 427 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

LM5069: LM5069 -- Power limit

LM5069: Power limit setting

Johnny Wu
Prodigy 90 points
Part Number: LM5069

Hi Ti,

We know the PWR pin set the Plimit, does it means the FET peak PD should be less than the setting value?

  • 0
    TI__Guru** 105361 points
    Hi Johnny,

    Welcome to E2E!
    The Plim setting is time bound value where as PD in the FET datasheet is steady state power dissipation at a particular case temperature. You have to use SOA curves in the MOSFET datasheet. Please look at the videos in the design calculator and let me know if you have any questions.
    www.ti.com/.../toolssoftware

    Best Regards,
    Rakesh