• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 925 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3823: RESET output is always low

user3472965
Prodigy 20 points
Part Number: TPS3823

Hi，

I am seeing an issue with the RESET output of the TPS3823. Some equipment that customers return to repair , the RESET output stays LOW .Why？

  • 0
    TI__Genius 12630 points
    User,

    Please read section 8.3.4 Watchdog Timer (WDI) section in the datasheet for more information. TPS3823 device has a latching feature that causes the output to remain latched to logic low when the WDI pin is still transitioning (pulsing high to low) during a reset fault condition. This occurs when either a voltage fault or watchdog fault causes a reset, and the WDI pin is still receiving pulses. This causes the output to latch and remain logic low. If this is undesirable, you can either use TPS3823A since the A version does not have the latching feature, or you can use an external FET as shown in section 9.2.2 Decoupling WDI During Reset Event to disconnect the latching feature by using an external FET.

    Please let me know if you have any additional questions or need any other support. Thanks!

    -Michael
  • 0 in reply to Michael_DeSando
    Prodigy 20 points
    Thanks for the reply, I will try it.