TPS65311-Q1: SPI- Min Set up time from CS low to SCLK high?

Julio Apps

Expert 3665 points

Part Number: TPS65311-Q1

Team i see t_hcs in the datasheet but would like to confirm time from CS low to SCLK high?

over 6 years ago

0 Krishnamurthy Hegde over 6 years ago

TI__Expert 8730 points

Hi Julio,

TPS65311-Q1 is always SPI slave and as soon as master pulls the CS low, TPS65311 sends out FSI bit (low level) on SDO. Timing between CS low and SDO out is given and also the timing between SDO out and SCLK is given. Is this not sufficient?

Regards,

Murthy

0 Krishnamurthy Hegde over 6 years ago in reply to Krishnamurthy Hegde

TI__Expert 8730 points

Hi Julio,

Timing between CSN low to SCLK rising edge is minimum 20ns .

Regards,

Murthy

Power management

Power management forum

TPS65311-Q1: SPI- Min Set up time from CS low to SCLK high?