• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 62 subscribers
  • Views 696 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3430-Q1: /WDO behavior at power up with SET0=1, SET1=0(WD disable)

Shinji Tsuji
Genius 14119 points
Part Number: TPS3430-Q1

Hi team,

I would like to confirm /WDO behavior at power up with SET0=1, SET1=0 (WD disable).

In the datasheet Figure10 below, /WDO seems pulled low after power up while SET0=1, SET1=0.

I believe /WDO should be kept floating(High) when watchdog is disable.

Why is /WDO signal pulled Low in this figure?

regards,

  • 0
    TI__Genius 12630 points
    Shinji,

    The /WDO status remains logic high while watchdog is disabled. This is described in the pin functions table in the datasheet. We will update the timing diagram to reflect this. Thank you for letting us know!. Please let me know if you have any additional questions. Thank you!

    -Michael
  • 0 in reply to Michael_DeSando
    TI__Genius 14119 points

    Hi Michael,

    Thank you for your answer.

    I have one more question regarding to the Figure 10 above.
    It looks SET0 is biased prior to the VDD1/2. 

    Is there any concern about the watchdog behavior when SETx is biased prior to VDD1/2?

    I expects watchdog function to be disabled and /WDO to be pulled High until VDD is supplied and SET0/1 are changed.
     
    regards,

  • 0 in reply to Shinji Tsuji
    TI__Genius 12630 points
    Shinji,

    you are correct. There is no issue with biasing SET pins before VDD. In the recommended operating conditions table, notice SET pin MAX is relative to 6.5 V, not dependent on VDD. I hope this answers your question. Please let me know if you have more questions. Thanks!

    -Michael