Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 225 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS2372: layout from transformer to mosfet

dimitry chen
Expert 1085 points
Part Number: TPS2372

I have question on layout from transformer to mosfet

in SLVUB75,pdf

in figure 1,

can I route below trace together from "T1 " to "Q1" and "Q4"

the trace , PR12 , PR36, PR45, PR78

  • 0
    TI__Genius 9230 points

    Hi Dimitry,

    Yes, you can route them together. See the picture below & figures 8 & 10 from the TPS2372-4EVM-006 User's guide for an example.

    Regards,
    Tom Amlee
    PoE PD Apps Engineer

  • 0 in reply to Thomas Amlee
    Expert 1085 points
    Hi

    Because the routing space is not enough , i have rout 4 trace closely.

    is there any trace width and trace space required ?

    And in chater 7.2 Layout Guidelines
    I see" Spacing consistent " and "No crossovers of signals " items
    So I wanna to make sure is there anything I should take care.

    thanks
  • 0 in reply to dimitry chen
    TI__Genius 9230 points
    Hi Dimitry,

    The traces should be sized according to max expected current, & traces should be separated according to the max expected DC voltage between them.There should be calculators on the web that can recommend these measurements based on the safety standards.

    You are referring to the two statements from 10.1 of the TPS2372 data:
    - "There should not be any crossovers of signals from one part of the flow to another."
    - "Spacing consistent with safety standards like IEC60950 must be observed between the 48-V input voltage rails and between the input and an isolated converter output."

    The 1st statement is saying not to cross signals from different section of the circuit. For example, you would not route an input signal underneath the noisy switch node at the drain of the primary FET. Having the input traces close to input related components is recommended.

    The 2nd statement is addressed by my first comment.

    Regards,
    Tom Amlee
    PoE PD Apps Engineer
  • 0 in reply to Thomas Amlee
    TI__Genius 9230 points
    HI Dimitry,

    If I was able to answer your question, please click the green "resolved" button on the post you found most helpful. Otherwise, you may reply with any additional concerns & I will be happy to provide support.

    Thanks,
    Tom Amlee
    PoE PD Apps Engineer