• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 325 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TPS23880: Schematic Review

TPS23880: Schematic Review

chentsu chung
Mastermind 6180 points
Part Number: TPS23880
Other Parts Discussed in Thread: LM5019, TPS54360

Hi,

Here are some question for previous comment

  1. "AGND and DGND should be connected together to the ground plane and Vpwr and VDD should be referenced to the same ground."

If I connect PSE_GND and A_DGND with a short pad, is this work? Or I have to use the same GND plane for VDD and VPWR instead of use 2 GND plane and connect them together?

         2 The UVLO for VCC_3.3V DCDC is beter to set above TPS23880's UVLO(18.5V)

             Refer to TPS23880EVM, the power rail LM5019's enable(19.64V) is above TPS23880's UVLO rising, but disable(10.58) is lower than TPS23880's falling UVLO

            Due to the TPS54360's UVLO has no voltage hysteresis, which one should I follow?

Thank you.

C.T.