Other Parts Discussed in Thread: BQ76940, , MSP430G2553
HI
I am trying to debug a 7S Battery pack which is using the BQ7693003. I don't have an EVM only an I2C analyser.
When I read the I2c on startup, I get this. The problem is the CHG and the DSG pins are both zero, thus no drive to the LoSide FET.
I'm a little confused as to the Protocol (as per below and would like some help to analyse to see if I can get a clue to what is going wrong)
Could someone also explain the CRC methodology and how it is derived in one of these.
Thanks
Tom
1 | Setup Write to [0x08] + ACK |
I2C Write
|
|||
2 | 0x0B + ACK | reg B ? | |||
3 | 0x19 + ACK | DATA ? | |||
4 | 0x7A + ACK | CRC ? | |||
5 | Setup Write to [0x08] + ACK | SLAVE ADDRESS ? | |||
6 | 0x0B + ACK | REG B ? | |||
7 | Setup Read to [0x08] + ACK | ? | |||
8 | 0x19 + ACK | ? | |||
9 | 0x0D + NAK | put slave in idle? | |||
10 | Setup Write to [0x08] + ACK | ||||
11 | 0x51 + ACK |
ADCOFFSET
|
|||
12 | Setup Read to [0x08] + ACK | SYS_STAT | |||
13 | 0x2C + ACK | ? | |||
14 | 0x86 + NAK | put slave in idle | |||
15 | Setup Write to [0x08] + ACK |
Read with Repeated Start?
|
|||
16 | 0x51 + ACK | ||||
17 | Setup Read to [0x08] + ACK | ||||
18 | 0x2C + ACK | ||||
19 | 0x86 + NAK |