This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7B7701-Q1: Timing spec on turn on

Part Number: TPS7B7701-Q1

Hi team,

I got the followings questions from a customer. Can you answer its?

-. Is there any timing spec for min. off time when toggling EN pin (High -> Low -> High)?

-. When EN pin is enabled, is there any timing spec required for ERR pin to stablize? 

   : For example, "The 16-ms (typical) reverse-current blanking can help filter this ringing.",  is it associated with above question?

Thanks,

Sam Lee

  • Hi Sam,

    -. Is there any timing spec for min. off time when toggling EN pin (High -> Low -> High)?

    There is not a timing specification for a minimum off time. Due to different load conditions and output capacitors in the application, when toggling EN pin, the time from Enable low-to-high transition to Vout getting to the desired voltage could vary. The same applies to the case for Enable high-to-low transition. If Enable pin has been toggling too fast, there is not enough time for the output to be fully charged by the upstream supply or discharged by the load.

    -. When EN pin is enabled, is there any timing spec required for ERR pin to stabilize? : For example, "The 16-ms (typical) reverse-current blanking can help filter this ringing.",  is it associated with above question?

    There is not a timing specification required for ERR pin to function. The 16ms blanking time only applies to a enable pin low-to-high transition for a reverse current event to be indicated by the ERR pin.

    Best Regards,

    Jason Song