• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 353 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ40Z80EVM-020: CUV Delay Time

Che yi Su
Expert 1695 points
Part Number: BQ40Z80EVM-020

Hi TI experts,
    I set EVM board CUV delay is 1sec, but the test result is 2.2 sec. Why is so longer than my setting? I used DC=24V and six 1k ohm resistor to simulate battery, and parallel a switch at cell1 which series a 1k ohm for CUV test. CUV will happen when I turn on the switch. Below waveform is test result, CH1=Cell1, CH2=DSG mosfet Gate voltage, CH3=DSG mosfet Source voltage, CH4=Pack+. Pack+ without load and without SMBus communicate. I find TRM has a chapter "Sample Filter Settings", is it relate CUV delay longer than setting?

4150.GG file.zip

  • 0
    TI__Mastermind 42535 points
    CUV is firmware controlled, you have CPU process delay, plus AD process, plus interrrupts, and comm delay because the comm process has higher priority than other fw processes. That's why it can take that long. It is expected that with a delay set to 1s, you may get up to a 3s delay in fw action.