• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 63 subscribers
  • Views 313 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

BQ76930: minimum communication cycle from Host

Kotaro Yamashita
Intellectual 2530 points
Part Number: BQ76930

Hi team,

I can see some interval specs mentioned 250msec typ. on D/S. So, does it mean Host can communicate bq76930 per 250ms? or I should put margin before reading?

Is there any recommendation?

Regards,

Kotaro Yamashita

  • 0
    TI__Guru 54715 points
    Hi Kotaro,
    The part measures on a 250 ms cycle, for more information see www.ti.com/.../slua775. The I2C can read at any time after the boot startup delay, see the tBOOTREADY parameter, 10 ms. But the first conversion is not done for 25 ms after boot, so voltage will read 0 for each cell until that cell has been converted and stored in the register. See the note in the data sheet 7.3.1.1.2 14-Bit ADC for first data availability. The I2C can read as often as desired, but the same value will be returned until a new value is available after the update on the 250 ms timeline.