Other Parts Discussed in Thread: TPS544C25,
Hi, Team,
We have questions for the TPS6508640 + ZU6. Could you please support?
◆ Sequence of VCCINT and VCCBRAM
VCCINT will be generated by "TPS544C25". My customer plans to use "6.3 TPS6508640 Design and Settings". In the sequence diagram, "VCCINT" has risen after "VCCBRAM". The device specification of Zynq ZU6 recommends launching "VCCINT" first. We think it is different from the recommended sequence, is it correct?
◆ About I/O power supply
The following voltages are considered for the I/O power supply of Zynq.
・ PS side I/O power supply "VCCO_PSIO": +3.3 V
・ IO side power supply of PL side “VCCO_HDIO”: + 3.3V “VCCO_HPIO”: + 1.8V
In the data sheet "6.3 TPS6508640 Design and Settings",
"VCCO_HDIO" uses "LDOA2" to generate "0.7 V to 1.5 V".
"VCCO_HPIO" uses "LDOA3" to generate "0.7V to 1.5V".
As this does not meet the specifications if
"VCCO_PSIO" and "VCCO_HDIO" are generated from BUCK1
"VCCO_HPIO" is considered to be generated from BUCK5,
Sequence specification can not be satisfied. Could you tell me the recommended power supply configuration when I/O voltage is the above specification? Should they control by inserting a load switch etc. separately?
◆ About power supply for DDR memory
They plan to adopt DDR3L. Please tell me how to set VDDQ: + 1.35V and VTT: 0.675V.
(Is it the setting of CTL1 and CTL2 pins?)
Best Regards,
Satoshi Yone