• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 62 subscribers
  • Views 261 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS23753: Surge suppression to FET

Kenji Ohno1
Genius 5095 points
Part Number: TPS23753

Hi Team,

My customer designed the TPS23753 AEVM-004 as a reference.

A surge voltage is inserted at the rise of the voltage between D and S of the primary side FET.

Also, instantaneous current flows in at the rising of the current waveform as well.

Should I understand that the momentary surge is not a problem within the rating of the FET?

Is there any way to reduce this surge?

Another point, the voltage between D and S of the secondary side FET also has a similar voltage surge,

and the voltage rises close to the breakdown voltage of the FET being used, so it needs to be suppressed.

Please tell me the measures.
Best Regards,
Kenji
  • 0
    TI__Mastermind 41770 points
    Hi Kenji,

    The voltage "surge" I believe you are referring to is the voltage spike at turn OFF. This is normal behavior and is due to the leakage of the transformer. The snubber clamps this voltage. You can increase the snubber as necessary to reduce the spike at the expense of some efficiency. You can also choose a more higher rated primary/secondary FET. You can also try slowing down the turn off of the FET by increasing the series gate resistor of the primary FET.