• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 666 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

WEBENCH® Tools/TPS40210-Q1: This design is not stable due phase margin either smaller than 35 or greater than 120

user6057887
Prodigy 50 points
Part Number: TPS40210-Q1
Other Parts Discussed in Thread: TPS40210,

Tool/software: WEBENCH® Design Tools

I got note <This design is not stable due phase margin either smaller than 35 or greater than 120> when I perform WEBENCH simulation with parameter as below<Input Voltage: 4.5-26V, Imax: 0.01A-0.1A, Temperature: 105degree>.

Question is: does this note mean the circuitry output voltage will be over shoot or what's the affect or what will happen if the real circuitry is setup per above Input parameter with TPS40210.

Thanks a lot in advance!

  • 0
    TI__Guru 74430 points

    Hi User,

    Thank you for considering the TPS40210-Q1.  It means you may need to fine tune the loop compensation.  The Webench has limitations owing to it limited library parts options.  Change the operating conditions a little to allow the Webench to generate a model, then modify it to fit for your design.

    Thanks,

    Youhao Xi, Applications Engineering

  • 0 in reply to Youhao Xi
    Prodigy 50 points

    Thanks a lot for the prompt reply, please let me ask a follow up question. Can I make the circuitry stable by increase output capacitance to 330uF, how can I verify the circuitry in WEBENCH.

    Thanks again for your effort.

    B.R.

  • 0 in reply to user6057887
    TI__Mastermind 21720 points

    Hello,

    Increasing the output capacitance will probably help. However change the loop compensation components will have a larger effect on the loop.

    WEBENCH should output a bode plot of the control loop that will allow tuning of the loop for adequate phase margin and and gain margin.

    Thanks,

    Garrett