• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 285 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS568215: PGOOD pin, absolute max current and V_OL

Oba
Genius 17295 points
Part Number: TPS568215

Hello,

My customer is asking the below two parameters about PGOOD pin specification.

  1. Absolute max for current
  2. V_OL max (and current at the V_OL max)

Are these parameters available?

Regards,
Oba

  • 0
    TI__Mastermind 19080 points

    Hi Oba,

    PGood pin is an open-drain output. Acoording to my test, the internal FET on-resistance is ~80 Ohm. So, V_OL (max) = PG pull up voltage * 200 / ( Rpull-up + 200).

    E.g., when pulled up to 3V with a 10k resistor, the voltage on PG pin can be ~24mV.

    Regards,

    Hao

  • 0 in reply to Sam(MPAA) Zhang
    TI__Genius 17295 points

    Hello Hao,

    Thanks for your reply.

    Regarding the V_OL(max) equation in your reply, where does "200" come from?
    Is it your suggestion for roughly estimated MAX value for 80 ohm in your test?

    Also could you also tell me about absolute max for the current to PGOOD pin?

    Regards,
    Oba

  • 0 in reply to Oba
    TI__Mastermind 19080 points

    Hi Oba,

    Sorry, it should be "80"... The on-resistance of the PGood pin is about 80 Ohm. It's bench test result on a random EVM.

    It's not a test item in factory. So we can't guarantee this value in mass products.

    I think the limitation here is, PG voltage should not exceed the max voltage of logic low when the PG FET is turned on. As the logic low voltage is typically 0.3~0.4V, the max allowed current should be 0.3V / 80Ohm =  ~3.75mA. This can make sure the PGood status is received correctly.

    Thanks!

    Regards,

    Hao