This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Will Power Good stay low all the time during power-down? Or just like the below table, when Vin drops below 0.7V, PG Logic Status is high impedance?
Could you share some wave forms during power-down with Vin, Vout and PG? I want to use PG as a reset to a MCU.
Hello user,
To have control over the logic of PG pin, VIN must remain present otherwise it cannot force the PG pin to stay low. As the device stops switching when Vin<Vuvlo, PG voltage will refer to Vout which will be discharged, so PG will be close to 0V..
Thank you very much!
Best Regards,
Dorian
In datasheet Equation 10, is it mean Ton=100ns? Ton is not always 100ns with different Vin and Vout in Equation 10. Dose it calculate from Equation 1?
Hello,
Yes you can calculate Ton with Equation 1 in PFM & PWM. An absolute minimum on-time of about 50ns is applicable when in Power Save Mode.
Thank you very much!
Best Regards,
Dorian
Hello,
I haven't heard back from you. Do you have any further questions on this topic?
Thank you very much!
Best Regards,
Dorian