• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 260 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPSM846C23: SYNC output in parallel operation

user4311774
Prodigy 100 points
Part Number: TPSM846C23

Hi,

The TPSM846C23 DS mentions the ability to force clock output on SYNC pin. In parallel operation, is it possible to eliminate the external sync clock by forcing SYNC output on the master? Thanks.

Regards,
Chris

  • 0
    TI__Guru 50120 points

    Hi,

    There must be an external sync clock presented to the master at the SYNC pin for parallel operation. Section 7.3.20 Parallel Operation details this. "The SYNC pins of the master and the slave must be supplied with a 50% duty cycle clock signal at the desired switching frequency". This ensures that they are running at the same frequency with minimal delays.

    Almost all parallel operation solutions will require an external sync clock.

    Regards,

    Jimmy