This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3701: Internal parasitic capacitance

Part Number: TPS3701

Hello,

I'd like to know how we should estimate about internal parasitic capacitance on each pins for TPS3701.
I'll use it for bypassing design.

Thanks in advance.
S.Sawamoto

  • Shinya-san,

    I'll consult with the design team and get back to you by tomorrow with an answer.

    Thanks,

    Abhinav.

  • Thanks for the quick action, Abhinav.

    Allow me to add one more question in addition to the original one.

    What if we remove bypass cap of 0.1uF(or 0.01uF) between VDD and GND, what a potential problem is internal the device?
    I guess the bypass cap can pretend entering unexpected noise on the VDD into the device.
    I'd like to know if there is any other role on the 0.1uF(or 0.01uF) from the internal design point of view.
    Or, is it acceptable to remove any external bypass cap on the VDD?

    Thanks in advance.
    S.Sawamoto

  • Shinya-san,

    I reached out to our design team regarding an answer for estimating internal parasitic capacitance.

    That being said, to your second question, a bypass capacitor is not "required" as much as it is recommended for good analog design practice. This helps reduce sensitivity to transient voltage changes on the monitored signal, but is not always required for less-noisy applications. If this is a space or cost issue and you think noise isn't a big concern, you can forego the bypass capacitor on Vdd.

    Thanks,
    Abhinav.