This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ISO5852SEVM: Ringing issue in high-side IGBT connected transmission line

Part Number: ISO5852SEVM
Other Parts Discussed in Thread: ISO5852S

Hi,

I am trying to charge a transmission line (Z0=4.4 ohms, propagation delay=1.4 ns) by a HV (1-1000 V, 600 mA) power supply through a 1700 V rated IGBT from IXYS-IXYH16N170C (S1). I am using ISO5852EVM to drive the IGBT. The charged transmission line gets discharged through a photo conductive switch (S2) to a 4.4 ohm resistive load. There is another identical transmission line between the load and S2. The timing signal for S1 and S2 is provided by an external pulse delay generator. The simplified circuit diagram and the timing diagram for S1 and S2 are shown in the figure below.

When I probe the transmission line placed before S2 after S2 is triggered off (after 150.5 us), I am getting a huge oscillation which is bigger than the HV charging voltage (50 V) although S1 (IGBT) and S2 is off at that time. As a result of that, the transmission line is being charged again although it should be isolated from the power supply at that time as S1 and S2 are off at that time. I am also getting oscillation across the transmission line after S2 (ideally I should get voltage output only for the period when S2 is on and a little bit time after that). I am wondering what is the source of these oscillations. However, if I remove the IGBT (S1) and charge the transmission line directly from the HV power supply, I do not see such high ringing after S2 is triggered off. Is there any possible ground loop being created aided by the power supplies being used to drive the EVM board?

Any helpful suggestion will be appreciated. I am also attaching the oscilloscope output here (yellow colored trace-voltage across transmission line, blue colored trace-voltage after S2).

  • Hi,

    What supplies are you using for the ISO5852SEVM drive voltage (VDD and VEE) and where are they referenced?

    Thanks,

    Audrey

  • Hi Audrey,

    I am using two separate programmable DC power supplies (TEKPOWER TP3005P) for the input and output side of the gate driver to achieve isolation. I am using the black(negative) terminals in the power supply for floating reference and to achieve  isolation. As the main power supply of the circuit I am using Spellman SL1200 whise ground is same as the overall circuit ground.  

  • Hi,

    Thanks. In that case it sounds like you are not generating a ground loop from your various supplies. However, would you be able to show a schematic image so that I can understand clearly how the driver is connected to your supplies?

    Regards,

    Audrey

  • Hi Audrey,

    Thanks for the reply. The schematic is posted below.

    The emitter and VEE ground are at the same potential. The emitter is also connected with the transmission line positive side. I am not sure driving this driver in this high side configuration is a problem.

  • Hi, 

    I am thinking if the dynamic characteristics (input, output, reverse transfer capacitance) of the IGBT are playing a role in this issue(alternate path). Somehow current is being drawn out of the HV power supply even after IGBT is switched off.

  • Hi,

    Thanks for the additional diagram. Since the driver is isolated it is fine to use as a high-side driver. I am not sure that the reverse transfer capacitance would cause such a spike so delayed after the turn-off.

    Could you provide a waveform which shows the gate driver's output voltage to the IGBT (V_GE) and the voltage referenced to ground after the IGBT?

    Additionally, could you please clarify:

    - Did you mean VCC instead of VEE?

    - Is the ground of VCC of the driver supply also referred to the IGBT's emitter?

    Thanks,

    Audrey

  • Hi Audrey,

    Thanks for the reply. I used unipolar supply for the output power supply of the gate driver EVM, so it is Vcc. In the EVM the negative of the Vcc and the emitter of the IGBT are all at the same reference as GND2(naming convention reference from ISO5852SEVM datashhet).

    Please find the waveform of Vge and voltage referenced to ground after IGBT attached herewith.

  • Hi,

    Thanks for the waveform. What is the status of S2 during this transient? Also, are you using isolated probes?

    Thanks,

    Audrey

  • Hi Audrey,

    Thanks for the reply. I have not directly measured the voltage across S2 during the transients. However, voltage before and after S2 have been measured. Image attached here (yellow and blue trace refers to voltage before and after S2 respectively). I am using 1.tiffTek P6015a probe and TPP 1000 probe for measurement. the channels of the oscilloscope are ground referenced.

  • Hi Wasekul,

    Thanks. As you mentioned, the IGBT will form an open circuit while it is turned off such that the HV input will not be connected. There does not seem to be a problem with the IGBT falsely turning on because the previous waveform you shared shows there is no oscillation present on the VGE signal. Thus, the IGBT looks to be off during this transient. If there is some issue with the body diode reverse recovery, you may consider adding a snubber across the IGBT to prevent reverse current during the transient of S2. With regards to the gate driver, you can ensure a false turn-on would not occur through the use of a negative voltage during turn-off and the use of the Miller clamp. 

    I would also recommend taking measurements of VGE and before S2/after S2 separately if your probes/oscilloscope are not isolated since VGE is a floating measurement point.

    Regards,

    Audrey

  • Hi,

    Thanks for the valuable suggestions. I will try to implement the ideas. In addition, I am trying to simulate the behavior of the test circuit in LTSpice. At present I am using a simple gate drive emulator to drive a MOSFET/IGBT in the simulation. Part of the schematic is attached herewith. Is there any detailed LTSpice model available for the TI gate driver I am using? Any suggestion (component addition, connection) for detailed gate driver design in the schematic is much appreciated.

  • Hi,

    All simulation models for ISO5852S are located in the product folder here. The passives surrounding the circuit are shown in the Application and Implementation section of the datasheet.

    Thanks,

    Audrey

  • Hello Wasekul, 

    I was monitoring this thread and noticed that it has been a while since we heard from you. 

    I will therefore assume this issue is closed and mark this thread as resolved. If so, please press the green button or let us know if you have further questions by further posting on this thread.

    Regards,

    -Mamadou

  • Hi,

    The problem is actually not resolved yet. I am attaching additional wave forms herewith for the sake of better understanding of the situation.The first two images highlight the condition of Vge and Vce during the switching processes. As you can see, there is actually two switching happening. One switching period is the portion where Vge is high (IGBT is on) and another switching point is the instant where Vce goes from low to high (at that moment, PCSS is triggered and charge stored in the transmission line before PCSS is transferred to the right side of the PCSS). I2 is the current through the transmission line after the IGBT. In first two images, you can see the spike in Vce and voltage across transmission line right after PCSS triggering. However, the third picture shows a different configuration where there is no substantial spike in voltage waveforms. In this configuration, the transmission line is directly connected with the HV power supply without the IGBT/MOSFET. Hence, the spike has definitely something to do with the IGBT/MOSFET. I have tried to increase gate resistance, put freewheeling diode across the transmission line before the PCSS to dampen the ringing. However, it stays the same with IGBT/MOSFET included. I will test with negative Vge shortly to prevent any possibility of false turn-on. 
    CREE MOSFET over IXYS IGBT reduces the oscillation peak a little bit and which might be do with lower input capacitance. 

    4.tif3.tif5.tif

  • Hi,

    Thanks for attaching the waveforms, that makes it more clear. As you said, it is most likely the characteristics of your power switch causing the ringing. In the case of the IGBT, the reverse recovery is probably much slower and may result in more ringing. You could add a fast recovery anti-parallel diode to reduce the recovery time. The SiC MOSFET has a smaller reverse recovery with its internal body diode. If ringing persists, you can try adding a snubber in parallel with the power switch.

    Regards,

    Audrey

  • Hi,

    Thanks for the reply. I have conducted the experiment using bipolar supply (Vcc=15 V, Vee= -5 V) without making any difference in the voltage spikes. Therefore, it seems and reinforces the prior notion that false turn-on is not the responsible mechanism for the spikes. I will try putting RC snubber and maybe a ferrite bead (to act as resistance in oscillation frequency range) before the drain of the power switch and also before the PCSS. If I consider the PCSS as the low side switch, the switching node is between the power switch and the PCSS. Considering this, should I put the RC snubber across the PCSS as it might be the responsible switch for the voltage spikes?

    Thanks in advance.

  • Hi,

    Yes, you could see if the RC snubber across the IGBT alone will work. Otherwise, it may help to add the snubber across the other switching device.

    Regards,

    Audrey

  • Hi,

    I have tried minimizing the oscillation amplitude by putting a snubber (R=12 ohms, C= 10/18/28 pF) across the IGBT and the PCSS as well independently. However, I have not seen any tangible improvement. Do you think the selected avlues of the RC snubber components are ok? For optimized snubber design, it is required to add an external capacitor in parallel with the switching device such that the oscillation frequency is halved. The problem here is, only the first cycle of the oscillation is distinguishable. After the first big peak, the oscillation dampens and becomes negligible if I add external capacitor. Therefore, I couldn't estimate the exact required value of the C of snubber in this method.

    I am thinking, if the very high slew rate of the PCSS switch is making it very hard to dampen the oscillation whether I put a snubber across it or the IGBT or not. 

    Thanks in advance.

  • Hi,

    You may have to increase the capacitance of your snubber depending on your ringing frequency. You could start by using this article as a guideline. It seems that your PCSS switch is the culprit in causing ringing due to fast switching interacting with the parasitic inductance in your system (due to layout and parasitics of the components). The first solution may be to improve layout to minimize your loop inductance and place components closer together. Additionally, if you are not already, you could use a DC-link decoupling capacitor to reduce the ringing. This should also be placed close to the switching components. The snubber should help reduce the ringing of your device. It should be optimized based on your parasitics in the system, due to layout inductances and the capacitance of your device as mentioned in the article I linked previously. Otherwise, you may consider reducing the switching speed based on your driving circuit (I am not familiar with how PCSS devices are driven, so I am not sure how you would achieve this). 

    Please make those considerations in your design. I hope you found these tips to be useful!

    Thanks,

    Audrey