• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 168 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Active clamp DC to DC converter design

Alex Boulahia
Prodigy 50 points


Hello,

i am looking at using an active clamp design (preferably Flyback), the application requires a low ripple output voltage.

i have read somewhere that active clamp improves the output ripple (reduces it, compared to conventional forward or flyback).

can someone explain to me how the active clamp topology achieves this reduction in output voltage ripple ?.

Kind regards.

Alex.

  • 0
    TI__Expert 7080 points

    Hi， Alex,

    For conventional flyback, the switching frequency usually lower than 150kHz , such as 60~80kHz even more lower. that means large energy transformed from primary side to secondary side in each cycle, leading to large ripple current on output. But in Active Clamp Flyback . we use one more switch and a clamp capacitor to replace the Passive Clamp Network , the leakage energy can be recycled to secondary side also achieve Zero Voltage Switching of switches . so the efficiency was improved. We can running this topology to more higher switching frequency . such as 190kHz to 400kHz , so the output ripple was dramatically  reduced.

    Hope can help you.

    Thanks.