I was doing testing with this eval board and found my synchronous buck supply was failing to regulate under both high load or high input voltage conditions. I was sometimes triggering the UVLO for the Vboot and the Vdd. Vdd was dropping down to 8V.
What I found was that I had a steady 4V drop across R1 when I supplied 12V to Vcc. It appeared that since Vdd fed both U1 and the Vboot diode (and R2), Vdd never recovered since a gate is always being driven. 1.8A from the measured 4V drop is within nominal drive current for the chip.
Why is a 2.2 resistor used? It seems high considering peak current of the driver. Wouldn't it be better to split up Vcc to feed Vboot and Vdd first before the resistors? Then the caps can recover the rail when the other side is active?
Please note, I only see this behavior under load, so it indicates the drive current being the culprit. Bypassing the R1 resistor improved performance under high input voltage conditions indicating that the low side was turning on correctly.