• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 64 subscribers
  • Views 371 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

implement delay matching

user5265103
Prodigy 40 points
Other Parts Discussed in Thread: UCC21540

Hi,

I am troubled that two-input dual isolated drivers in half-bridge/ full-bridge application.

Please tell me how to improve the output skew.
Also, please tell me how to implement  delay matching methods.

Best Regards,

Jim

  • 0
    TI__Genius 13445 points

    Hello Jim,

    Can you please share schematic of your design for review?

    Also what is the part number of the isolated gate driver in your system as well as details of your troubles or problems you are experiencing?

    Thank you.

    Regards,

    -Mamadou

  • 0
    TI__Expert 3355 points

    Hi Jim,

    Thank you for your question. I work on the applications team in the high power drivers group.

    Our dual channel isolated gate drivers have excellent delay matching. For example, UCC21540 has a maximum of 5ns delay matching between OUTA and OUTB. This is generally sufficient for most power systems that use a half-bridge or full-bridge topology.

    Are you asking how to use the deadtime (DT pin 6) of our dual channel isolated gate drivers? Please feel free to give me more information, and I’ll try to help you the best that I can.

    If this answered your question, could you please press the green button? If not, feel free to ask more questions.

    Thanks and best regards,

    John

  • 0 in reply to John Geiger
    Prodigy 40 points

    I focus on the output skew.

    I want the delay between Output A and Output B  can be decrease.

    Have any methods can improve?(not use the deadtime)

  • 0 in reply to user5265103
    TI__Expert 3355 points

    Hi Jim,

    The delay difference between Output A and Output B is already very small, and mainly happens due to die temperature differences between each output die. The best way to decrease delay difference between OUTA and OUTB is to ensure the power dissipation remains roughly equal between each output, so as to equalize the junction temperature of each die.

    If you have any scope shots or depictions of your issue, please feel free to share them.

    If this answered your question, could you please press the green button?

    Thanks,

    John