• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 196 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

BQ76PL455A-Q1: TI BD76PL455A-Q1 Reference Design

BQ76PL455A-Q1: EM1402EVM and SN74AHC595

Malcolm Mcdowell
Intellectual 570 points
Part Number: BQ76PL455A-Q1
Other Parts Discussed in Thread: EM1402EVM, SN74AHC595

Hi 

I am using the EM1402EVM and the example control software  that TI provides.

I was wondering if RCLK on the SN74AHC595 must be toggled or the line can be left high to still ensure the data is clocked in. It appears to be left high in the example code.

Also with respect to the SN74AHC595 it states, in the datasheet I have, that fmax has to be a minimum of 85MHz. Does that mean that the RCLK and SRCLK have to operate at a minimum of 85MHz. This is far from the frequency that the sample software would be able to clock the data in.

Just wanted to get clarification

Thanks,

Malcolm

 

  • 0
    TI__Genius 17370 points

    Hi Malcolm,

    Yes, please follow the example code as SCLK is provided on the SRCLK line. As for specifics related to the SN74AHC595, I will have to ask you to create a new thread tagging only the SN74AHC595 part# so it will be supported by the team familiar with this device.

    Best Regards,

    Taylor