We know that pin20 is an exception,So when pin20 is used as PDSG and the device decides to turn on pre-discharge PFET, what is the default output level? Can this level be set in studio?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We know that pin20 is an exception,So when pin20 is used as PDSG and the device decides to turn on pre-discharge PFET, what is the default output level? Can this level be set in studio?
Hi, Changhe
I think this is controlled by the bit PDSG in FET Options register in data flash, you can verify if this works with the EVM on hand
Steven Yao said:Hi, Changhe
I think this is controlled by the bit PDSG in FET Options register in data flash, you can verify if this works with the EVM on hand
You gave me an irrelevant answer,If there is no clear answer, can you ask other colleagues to answer my questions? I've wasted two posts on this issue.
Hello Changhe,
When pin 20 is used for PDSG, it's active low once the polarity is configured as mentioned in the Technical Reference Manual (TRM) which you have mentioned in previous posts. When configured properly pin 20 is open drain, so in PDSG OFF state pin 20 will be pulled high by the PFET gate to source resistor. When PDSG ON pin 20 will be pulled low by the gauge.