Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS3703-Q1: TPS3703-Q1 Glitch immunity to sensor pin at UV/OV

Part Number: TPS3703-Q1

Hi Team,

     Actually I have 2 questions about glitch immunity to sensor pin at overvoltage and undervoltage:

        1.What does "overdrive[2.5%] above VIT+(OV)" mean in datasheet ? Is it mean we at least need reserve 2.5% voltage margin from VIT+(OV) for MCU's operation voltage? 

        2.I saw 2.5% margin is from VIT+(OV) at 25℃, how much margin we need to consider when the temperature at 125℃?

       

      For example :

          MCU Max operation voltage :5.5V

          Monitor chip:  TPS3703C7500DSERQ1   5V variant  7% accuracy

         so, VIT+(OV)=5*(1+7%)=5.35V   @ 25℃                                   if need 2.5% margin   , V=5.35*(1+2.5%)=5.48V < Vmax_MCU=5.5V     OK

               VIT+(OV)=5*(1+7%+0.7%)=5.385V   @ 125℃                     if need 2.5% margin   , V=5.385*(1+2.5%)=5.52V > Vmax_MCU=5.5V     NOK   ???

       Thanks!

        BR.

  • Hi 

    2.5% overdrive is required to meet all the timing spec when you are giving faster ramp (in the range of 1V/us). If your ramp is slow or your timing is not very critical for you , then you can budget it with less overdrive also. 

    If you need to detect the fault within the timing spec limit and with high ramp rate then method 2 in your example is correct. 

       VIT+(OV)=5*(1+7%+0.7%)=5.385V   @ 125℃                     if need 2.5% margin   , V=5.385*(1+2.5%)=5.52V > Vmax_MCU=5.5V     NOK   ???

     

    Regards

    Trailokya