Hello.
I recently finished a design using the TPS63070 regulator. Unfortunately I forgot to add the resistor on the enable pin and tied it directly to the input. Do I have to expect any problems with my design?
Best regards
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello.
I recently finished a design using the TPS63070 regulator. Unfortunately I forgot to add the resistor on the enable pin and tied it directly to the input. Do I have to expect any problems with my design?
Best regards
As it turned aout, I won't be able to upload the schematic in the next days, I reuploaded the picture from above and added all the additional information that could have been found in the schematic, hope this helps.
Regarding the PCB layout: I was restrcited in terms of minimal drill diameter, which prevented me from adding additional vias near the PGND pin and making the fancy connection to the inductor as can be seen in the EVM board layout. Further more, the manufacturer of the inductor recommends to keep the area between the terminals free from any ground poor. So I tried to make a proper PGND connection using a copper pour covering the VSEL, FB2 and PS/S pins, which needed to be grounded anyways. In order to keep GND offset low I connected the AGND and PGND directly on the GND pin of the device, To be honest, I'm not sure if this is a reasonable approach. Any advice would be highly appreciated.
Best regards
The EN-Pin can be sensitive to high-frequency glitches. therefore the 10k resistor is recommended. You have, however, the 10uF input cap between VIN and GND and very close to the device, so you should be fine.
Your layout looks ok to me, the GND connections are reasonable, the 10uF CIN/COUT are very close to the device and the traces are short.
Best Regards,
Moritz