• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 876 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCC27710: Adding external miller clamp?

Lucas Schulte9
Expert 6955 points
Part Number: UCC27710

I've been considering this half-bridge driver for its low cost, interlock feature, and appropriate drive strength for my application. The only thing I would like it to also have is an active miller clamp. I see that integrated miller clamps seem to be reserved for isolated drivers. Form scouring the internet I can see a possible solution with using a transistor from gate to source. I also suspect that a small comparator referenced to 2V could work as well but I'm not sure how it would work on the high-side FET. Does anyone know of a good way to add miller clamp functionality to a half bridge driver to something like the UCC27710?

  • 0
    TI__Mastermind 23105 points

    Hello Lucas,

    Thank you for the interest in the UCC27710. You are correct that the drivers with the miller clamp feature are typically the isolated drivers. I don't know of any tested and confirmed external circuits to add this function externally.

    If you can provide a schematic of what you are considering may work, we can review and make suggestions. Keep in mind that once you add the external components, the cost may increase where it makes sense to use one of the isolated drivers with this feature.

    Regards,

  • 0 in reply to Richard Herring
    TI__Expert 6955 points

    Thanks Richard,

    I'll work on a schematic. Ideally I simulate this as well. Are there any TINA models for a half-bridge driver reference design? Just not trying to start from scratch if I don't have to. Also, what does the voltage of HB referenced to HS look like in steady state? Does it generally stay at Vdd/Vbias or does it have some sort of pulsing behavior? 

    Respectfully,

    Lucas Schulte

  • 0 in reply to Lucas Schulte9
    TI__Mastermind 23105 points

    Hello Lucas,

    I looked at TINA circuits and did not see a gate driver example so far. The HB bias will be the VDD level minus the boot diode Vf with some ripple from charging the high side MOSFET Qg and some small droop from the high side bias currents. But the HB bias will always need to be above the 10V recommended minimum for the HB-HS bias.

    Regards,