When preparing a lay-out for this part, we were puzzled by an apparent contradictory information provided in the Data sheet:
11.1 Lay-out Guidelines
...
...
5. Provide adequate device heat-sinking. GND, VIN and SW pins provide the main heat dissipation path, make the GND, VIN and SW plane area as large as possible.
........
11.1.1 Compact Layout for EMI Reduction
.......
The SW pin (track, I guess) connecting to the inductor should be as short as possible, and just wide enough to carry the load current without excessive heating.
Ok, so should we route SW as a large area to contributeto heat dissipation, or as a short and "just wide enough" track ?