Hi
Customer has one question about Vss connection. there is a description in datasheet " When VSS is floating, the REG capacitor always charges up to the VDD voltage." Is it such as below red line due to the FET is turned on by REG_EN and UVP_Vref of comp?