This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Power Down Sequencing

Other Parts Discussed in Thread: LM3880, UCD9090A

Power Down Sequencing has to be implemented in Xilinx RF-SoC custom design.

There is no timing requirement between the power rails.

Please provide suggestion/idea in this regard.

Regards,

Khushboo