Hi,
I have same issue as explained in above link. Please check I have attached my layout is there any issue with my layout?
Regards,
Harit
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
I have same issue as explained in above link. Please check I have attached my layout is there any issue with my layout?
Regards,
Harit
Hi Harit,
The failure is related to the layout.
1. Two output ceramic capacitors should be placed close to IC. The below picture shows how C2 should be placed. C3 could be placed with 90 degrees rotated.
2. Don't use thermal relief pattern because it will increase the PCB parasitic impedence.
3. Don't connect FB trace with polygon as it will increase parasitic capacitance between FB to GND.
4. Place vias close to IC GND pins and lower feedback resistor R4 GND pad to reduce return path.
You can refer to the TPS61022 layout guideline.
Hi Harit,
Sorry to hear that. It seems to be a ESD(HBM) cause fail.
I would to confirm with you:
1. How many failed boards have you met and what's the failure rate now?
2. Have you tried touching the board frequently? I mean you can touch it once the board is working.
Hello,
The boards were actually working fine.
up to 3 days in testing they were doing Okay.
We don't know the exact failure cause.
We were testing other things, And the IC just went off.
IC is very sensitive to many things, So we want to figure out what precautions we will need to protect IC from being damaged for anything.
The possible reasons defined by us which may cause the failure. We need other possible reason with the help of yours so we can actually identify the problem.
1) IC is put up with PCB where there are LEDs. The PCB heats up, up to 80-100 degree.
2) If IC is shouldered and found it working in PCB. Are there any chances of ESD failure afterwards it?
3) What kind of other scenarios where IC can get failed.
4) The failure ratio is now 30~40%.
Hi Harit,
The failure rate is quite high. Is the 30~40% failure rate for the updated pcb or for the original PCB?
May I konw what's the downstream circuit of TPS61022? Would it possible that the downstream circuit would have a reverse energy back to TPS61022 output? We used to see some customer used TPS61022 to supply motor drivers. When motor driver is shutdown, the reverse current will charge the output capacitor to very high DC level, which cause TPS61022 EOS damage.
Hello,
It's not possible for any back current due to motors,
We don't have a motor in our circuit,
The things we have,
1) LEDs
2) USB connectors.
The live problem we faced was,
While IC was giving 5V nicely,
When someone touched the IC it failed.
So if we can be sure the ESD is not an issue?
Hi Harit,
Understood. I just gave you an motor example that we met.
TPS61022 can only survive with +- 2000V electrostatic discharge while the ESD voltage created by human may be higher than 10,000V.
I would suggest don't touch it when testing the circuit and adding a ESD protection circuit on your board to absorb the energy from USB connector.