• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 62 subscribers
  • Views 784 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

UCD90120A: Problem in reprogramming UCD90120 for ZC706 Power

Mohsin Shafiq
Intellectual 665 points
Part Number: UCD90120A
Other Parts Discussed in Thread: UCD90120

Hi All,

I am facing problems while reprogramming UCD90120 on ZC706. 

I have Rev 2.0 for ZC706 and initially, I followed this link to download the XML files:
https://www.xilinx.com/support/answers/53599.html

I made a mistake of misunderstanding the statement "ZC706 Rev 1.0 and beyond" and used ZC706_Rev1_XML.zip file to reprogram my rev 2.0 board. On TI Digital Power Manufacturing Tool I got this error while programming: "READ_OUT on rail#1(0.001V) was not within 5% of VOUT_COMMAND(1.000V)"

While looking at forums for solution I realized that there is a separate XML file for Rev 2.0. So I downloaded that file from https://www.xilinx.com/support/answers/64890.html

In addition, I upgraded the TI programmer firmware as I read that can cause issues as well.

After I cleared the previous configuration and reprogrammed UCD90120, finally it was successful which gave me a bit of relief

rev 2 load successful.jpeg

But the issue was most of the power LEDs were still not ON and the FPGA chip was getting pretty hot. 

I used TI Fusion digital power designer to perform power monitoring and this is what I can see:

over voltage warning.jpeg

The Rail#1 (VCCINT) is showing correct Vout (1 V) but Iout is too high and I am getting Over voltage warning. I am assuming that is the reason why remaining rails are not giving any output but I am not sure. 

I am not sure what is happening here. I used the correct XML file now and reprogramming was also successful. Kindly help me out here. What can be the reason behind this?

Thanks in advance

Regards

  • 0
    TI__Guru 60800 points

    Hello

    Since this is a Xilinx design, please contact them for any platform/hardware support.

    From the system monitor, there is over voltage warning on the rail#1. but there is no fault on the system.

     rail#3 and rail#4 are not power up. there are couple reasons that rails are not up

    1. the ON/OFF_CONFIG condition is not met. please check the PMBUS_CONTROL signal o see whether it is active HIGH or Low to start the power on sequence.

    2. the turn on dependencies are not met. please check whether rail3/4 have any turn on dependencies.

    please refer the slides for more details. 6457.UCD90xxx Quick Guide.pptx

    Regards

    yihe

  • 0 in reply to yihe
    Intellectual 665 points

    Yes there are turn on dependencies for rail#3 and rail#4 

    rail#3 turn on depends on rail#1, rail#2, and rail#5. Similarly, rail#4 also has turn on dependencies.

    Is it possible that the OVW on rail#1 has disabled output of all the other rails? as all of the rails depend on rail#1.

    Another confusing thing is that rail#2 is enabled and also its status is green but it is showing 0 voltage. It is supposed to give 1.8v output.

    Any help will be highly appreciated.

    Regards

  • 0 in reply to Mohsin Shafiq
    TI__Guru 60800 points

    Hello

    The problem is on the rail#2. since it is dependencies for the rail#3 and #4. Rail#2 is considered good when its voltage is above POWER_GOOD threshold.

    For your case, it is at 0V. therefore rail#3 and rail #4 would not be on until rail#2 is above its power good threshold.

    Please check why rail#2 is not up.

    Regards

    Yihe