I have a customer wanting to use a TPS78223DDCR LDO. The load will be very light at 10 to 20 micro amps. He wants to know if the LDO output will be stable at this load?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I have a customer wanting to use a TPS78223DDCR LDO. The load will be very light at 10 to 20 micro amps. He wants to know if the LDO output will be stable at this load?
Hi Ignacio -
According to the TPS782-series data sheet (http://www.ti.com/lit/gpn/tps78223), the TPS78223 should handle the low power requirement, given that the capacitor requirements are met. I have copied the sections of the document below:
(Page 10, "Input and Output Capacitor Requirements")
"Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1uF to 1.0uF low ESR capacitor across the input supply near the regulator....If source impedance is not sufficiently low, a 0.1uF input capacitor may be necessary to ensure stability"
"The TPS782 series are designed to be stable with standard ceramic capacitors with values of 1.0mF or larger at the output. X5R- and X7R-type capacitors. The TPS782 family of LDOs is factory-programmable are best because they have minimal variation in value to have a fixed output. Note that during startup or and ESR over temperature. Maximum ESR should be steady-state conditions, it is important that the EN pin less than 1.0Ω. With tolerance and dc bias effects, voltage never exceed VIN + 0.3V. the minimum capacitance to ensure stability is 1mF."
(Page 11, "Minimum Load")
"The TPS782 series are stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS782 employs an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current."