• State Resolved
  • Locked Locked
  • Replies 7 replies
  • Subscribers 63 subscribers
  • Views 563 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS7H3301-SP: Spice Model

James Bupp
Prodigy 140 points
Part Number: TPS7H3301-SP

I am having difficulty using the provided Spice model in  Cadence PSpice 17.2 - 2016. On a transient run the model does run but there is no output - all output pins are at 0.000V and remain there. The model has severl PWL sources but I have not seen any data files for them. On replacing these with DC sources there is still no output.

Any suggestions?

* Part: TPS7H3301-SP
* Date: 12/18/2015
* Model Type: ALL-IN-ONE
* Simulator: PSPICE
* Simulator Version: 16.2

  • 0
    TI__Guru 62930 points

    James,

    I just tried to test the model, but I have issues with Pspice at the moment. 

    I will attempt to resolve my simulation issue tomorrow and report back to you.

    Regards,

    Wade

  • 0 in reply to Wade Vonbergen
    TI__Guru 62930 points

    I wanted to give you a heads up.

    I am going to need a little more time to solve my pspice issues.  

    I have requested one of the modelling experts to comment on the issues that we are both seeing.

    I think my issues are related to software configuration though.

    Thanks for your patience.

    Regards,

    Wade

  • 0 in reply to Wade Vonbergen
    Prodigy 140 points

    That's fine. Many thanks for your help.

  • 0 in reply to James Bupp
    TI__Guru 62930 points

    James,

    I have a small amount  of progress.

    I still am having issues with my installation.  However, an error was noted with the model.

    There is a syntax error for the NAND subcircuit.   I don't think it is the cause of your issue, but possibly.

    In the model, there is the following:
    .SUBCKT NAND A B OUT  
    EOUT OUT 0 VALUE { IF( V(A)>0.5 & V(B)>0.5,0,1) }
    .ends NAND

    The last NAND should not be there, and needs to be deleted.

    I will continue to follow up with getting my simulation to work.   Please advise if modifying the model resolves you issue.

    Thanks for your patience.

    Regards,

    Wade

  • 0 in reply to Wade Vonbergen
    Prodigy 140 points

    I believe that the last NAND does have to be there. I saw an issue with this macro as well. 

    It appears that there is something wrong with the lib file, with the EOL/EOF that is corrupting the read of this line and breaking the model. I added a couple of newlines to the end of the file and could then run the project.

  • 0 in reply to James Bupp
    TI__Guru 62930 points

    Glad you made progress.

    I have not been able to resolve my issues using the model yet, but your information should help resolve it quicker.

    I will reply back here when I have the issue resolved.

    Thanks & Regards,

    Wade

  • 0 in reply to Wade Vonbergen
    TI__Guru 62930 points

    James,

    FYI, I have resolved my issue.

    Please post back if you are still seeing issues.  

    There will be an update to the model to fix the EOL/EOF issue that was corrupting the model.

    Please click "This Resolved My Issue"  To close this post out.

    Thanks.


    Regards,
    Wade