• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 218 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS62130A: Questions for minimum on time and phase glitch

Tiger Yeh
Expert 5445 points
Part Number: TPS62130A

Hi,

I would like to double confirm 2 questions below.

1. Current design is with 2.5MHz Fsw for 12V to 1V conversion.

As datasheet mentioned, the minimum on time is 80nS, but we got 60nS, is it within the spec?

And it looks the Fsw is limited to 1.58MHz.

2. There is glitch at rising edge of phase, is it due to miller effect?

Thanks and Best regards,

Tiger

  • 0
    TI__Intellectual 1610 points

    Tiger,

    1. Yes, the 60ns is within spec for the minimum on time.

    1a. While in Power Save mode, the tps62130A will reduce the switching frequency proportional to load to maintain the output voltage regulation and improve efficiency (please see figures #24-31 in the datasheet). 

    2. Yes, this is caused by the additional Miller effect loading on the internal gate driver circuitry.

    Sincerely,

    -Matt