• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 63 subscribers
  • Views 300 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS57114C-Q1: RT/CLK question

Yuta Kurimoto
Genius 10600 points
Part Number: TPS57114C-Q1
Other Parts Discussed in Thread: TPS54418

Hello Team,

I have some question about RT/CLK pin. Could you please provide answer?

Q1. I want to use RT mode at power up. After that I want to change from RT to CLK mode. In this case, What is the recommendation circuit to switch the mode?

Q2. If the RT/CLK pin voltage pulled HIGH due to clock source failure, What behavior of the TPS57114C-Q1?

On the other hand If the RT/CLK pin voltage pulled LOW due to clock source failure, What behavior of the TPS57114C-Q1?

Q3. In CLK mode, we use 2MHz or 1.882MHz. In that case, Is there any constraint about RT clock frequency?

As I mentioned about Q1, I want to use RT mode at power up, then change to CLK mode. So I would like to know if there are any constraint about that.

Thanks,

Yuta Kurimoto

  • 0
    TI__Genius 14876 points

    Hello Yuta-san,

    I will come back to you tomorrow on your questions.

    Thanks a lot!

    Regards,

    Dorian

  • 0 in reply to Dorian Brillet de Cande
    TI__Genius 14876 points

    Hello Yuta-san,

    Q1. I recommend you to read this other E2E post:   TPS54418 as the same RT/CLK architecture as TPS57114C-Q1.

    Q2. "If the RT/CLK pin voltage pulled HIGH due to clock source failure. What behavior of the TPS57114C-Q1?"

    "On the other hand If the RT/CLK pin voltage pulled LOW due to clock source failure" :  What behavior of the TPS57114C-Q1?"

    The result for both is similar, you will have a very high switching frequency by theory but oscillator is limited and the device is not switching.

    Q3. In CLK mode, we use 2MHz or 1.882MHz. In that case, Is there any constraint about RT clock frequency?

    You need to make sure that your CLK signal oscillates with a high state higher than 1.6V and a low state lower than 0.6V with a minimum on-time of 75ns.

     Also make sure the Bill of material you are using is adapted to your switching frequency.

    Thank you!

    Regards,

    Dorian