• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 64 subscribers
  • Views 301 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65218D0: Battery backup system with TPS65218D0.

SY Yoon
Genius 3381 points
Part Number: TPS65218D0

Hi,

I am going to use battery backup with coin-cell battery.

When the supply power of TPS65218D0 is OFF, DCDC5 and DCDC6 are OFF.

So I read the FSEAL bit, it was 0b.

 

I found a strange phenomenon during the test.

DCDC5/DCDC6 outputs and FSEAL bit is read 1b after discharged by shorting both ends(+/-) of the Coin-Cell in OFF mode, Is it possible?

I don’t set FSEAL bit to 1b.

 

In order to on the DCDC5 and DCDC6 when the power is only supplied by coin-cell, (in power off mode), do I have to set the FSEAL bit?

 

How to set FESAL to 1b for mass production?

Is there any other way besides SW?

  • 0
    TI__Mastermind 28300 points

    The appropriate apps is off for 2 days. Please expect some additional time for answering this thread.

  • 0
    TI__Mastermind 30310 points

    SY Yoon,

    SW is the only way to set FSEAL = 1b (using I2C write commands), as you can see in the TPS65218D0 datasheet on page 50:

    "A consecutive write of [0xB1, 0xFE, 0xA3] to the password register sets the FSEAL bit to 1."

     

    SY Yoon said:
    DCDC5/DCDC6 outputs and FSEAL bit is read 1b after discharged by shorting both ends(+/-) of the Coin-Cell in OFF mode, Is it possible?

    Shorting both ends (+/-) of the coin cell battery is not a valid use case. I do not have any expectation about what will happen inside the PMIC when this occurs.