Hi TI,
How to check layout from ESD interference? For ESD test, I don't see any IC damage but some devices failed. First, we need to check power quality and layout, Could you please provide key point view for layout concern? Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi TI,
How to check layout from ESD interference? For ESD test, I don't see any IC damage but some devices failed. First, we need to check power quality and layout, Could you please provide key point view for layout concern? Thanks.
No special layout concern for ESD, I just suggest to make the GND plane strong enough.
Yuchang