Hi team,
My customer wants to ask whether there is a spec for the forward leakage across this part?
Just to be more specific - in the Functional Block Diagram shown in Section 8.2 in the datasheet, specifically how much current gets through the CS stage and PMOS when the device is disabled (OFF). Any data over temperature would be greatly appreciated!