Hi,
When the device is in “Standalone” mode and receiving a sync clock, how does the phase of the switch node relate to the phase of the received sync clock?
Thanks,
Adam
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
When the device is in “Standalone” mode and receiving a sync clock, how does the phase of the switch node relate to the phase of the received sync clock?
Thanks,
Adam
In Stand Alone mode the SYNC rising edge will trigger the turn-off of the low-side FET and the turn-on of the high-side FET after a short propagation delay.