• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 62 subscribers
  • Views 589 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM5101B: Class D op amp MOSFET

Zhekun Liu
Prodigy 80 points
Part Number: LM5101B

I try to design a class D op amp. The input sin wave has the amplitude of 1 V and 20K frequency with the 1V dc. The sawtooth waveform has the amplitude of 2V and 200k frequency. The mosfet I choose is IRF540. When I set the Vdd of the high side mosfet is 40V and low side is 0V, the system works well. But if I change it to symmetric system with Vdd of the high side mosfet is 20V and low side is -20V, the system does not work well. Does anyone know how I can fix this problem? I appreciate your help. 

  • 0
    TI__Mastermind 21335 points

    Hello Zhekun,

    For simulation models, the driver ground pin, VSS, is expected to be at the circuit ground potential. Even though the IC will work with a ground reference at -20V, for simulation the ground of the IC needs to be at circuit ground and the voltages level shifted accordingly.

    So for your simulation, the VSS should be at ground, and the FET positive supply level shifted from 20 to 40V as you have simulated so far. The driver input and output signals are expected to be referenced to ground, not -20V.

    Confirm if this addresses your concerns, or you can post additional questions on this thread.

    Regards,

  • 0 in reply to Richard Herring
    Prodigy 80 points

    Hi Richard, 

    Thanks for your help. I am wondering what I should do if I want to keep the low side source voltage to be negative? Is it possible?

    Regards, 

    Zhekun Liu

  • 0 in reply to Zhekun Liu
    TI__Mastermind 21335 points

    Hello Zhekun,

    For the real application circuit, the driver Vss pin can be referenced to a negative voltage as you show in your schematics, just make sure that the driver pin voltages, especially the LI and HI input pins are referenced to the same negative voltage as the driver VSS pin.

    For the simulation to work, the voltages have to level shifted with the driver VSS referenced to the circuit ground for the model to work properly.

    Confirm if this addresses your questions or you can post additional questions on this thread.

    Regards,