• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 63 subscribers
  • Views 364 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD97374Q4M: Control from MCU

Lucas Uecker
Prodigy 110 points

Part Number: CSD97374Q4M

I'm trying to drive a CSD97374Q4M (also CSD97395Q4MT as a supply squeeze replacement) from and MCU. I [should] be able to just bring SKIP# low and put a PWM signal to PWM, right?

Other details:

Vin: 12-24V

Vdd: 5V

Cvdd, Cboost: 0.1uF

Cin: 2x 10uF MLCC

Cout: 2x 47uF MLCC

L: 1uF

Currently I pull SKIP# low and start the PWM output when enabled and put SKIP# high and turn off PWM to disable. I'm getting no output at all.

  • 0
    TI__Expert 3525 points

    Hi Lucas,

    For VDD bypass Cap, please use at least 1uF and place as close as possible to the VDD/PGND pin. It has to be larger than Cboot.

    If problem still exists, could you please help to verify the voltage between skip# (pin1)/GND(pin3), VDD (pin2)/GND(pin3) and PWM (pin8)/GND(pin3)? Just want to make sure we don't have tri-state voltage on SKIP# and PWM which will basically turn off both HS and LS FETs. And we want to make sure VDD voltage on the pin is high enough to prevent UVLO protection triggered.

    For Vin cap, please add a 0402 cap (such as 22nF) and place as close as possible between VIN/PGND(GND thermal pad under power stage) for optimized switching performance.

  • 0 in reply to Qingquan Tang
    Prodigy 110 points

    I built another prototype with the change to the Vdd bypass cap (now 2.2uF) and now see output.

    On to the next troubleshooting issue elsewhere...

    Thanks!