• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 62 subscribers
  • Views 377 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CSD87352Q5D: Mosfet spice model (level of mosfet related)

Darshan G
Prodigy 45 points
Part Number: CSD87352Q5D

Hi TI,

This is Darshan from Intel.

The mosfet package CSD87352Q5D is made of 7 Level and most of the simulation tools support only till Mosfet level 3.

Is their any equivalent model of CSD87352Q5D which is of Level 3?

If no, then is there any kind of S-parameter(s*p) file for the same given mosfet CSD87352Q5D.
either one is very critical for us.


Thanks,
Darshan G
Intel

  • 0
    TI__Mastermind 29525 points

    Hello Darshan,

    Thanks for your interest in TI FETs. All of our FET models are Level 7 bsim3 models. We do not have an equivalent level 3 model for these devices. Nor do we have S-parameter files. All we have is the PSpice model available in the product folder on TI.com.

    Best Regards,

    John Wallace

    TI FET Applications

  • 0 in reply to John Wallace1
    TI__Mastermind 29525 points

    Hello Darshan,

    I have confirmed with my colleagues that TI does not support IBIS models for our discrete and power block FET products. The only available model is the unencrypted PSpice model included in the product folder on TI.com. Let me know if I can be of any further assistance.

    Best Regards,

    John

  • 0 in reply to John Wallace1
    Prodigy 45 points

    Thanks John for checking on it.

    As we know CSD87352Q5D is package of two MOSFEts. If there is no information about the whole package then at least info about those individual mosfets (Names, other info) will help.

    Thanks,

    Darshan G 

  • 0 in reply to Darshan G
    TI__Mastermind 29525 points

    Hi Darshan,

    All of our power block FETs in SON packages use TI's stacked die with copper clip packaging technology. You can see a cross section of the package here. There are two FETs in the .LIB file: HS (high side) which corresponds to Q1 control FET in the datasheet and LS (low side) which corresponds to Q2 sync FET in the datasheet.

    Thanks,

    John