Hi PMIC team,
I have a few questions that will help a customer debugging a PMIC/processor problem.
1. TPS659037 has a RESET_OUT signal. Is there any way to force this signal to activate from the SITARA (by using the warm reset or one of the control buses)?
2. There is a note in the spec about a defect in the chip that the PLL can shut down under certain conditions. How do we verify whether it applies to us? Are there any other known conditions that may cause the same behavior? What happens with the outputs of the device when the PLL shuts down?
3. What happens to the outputs of the device if NRESWARM signal is applied? Would the RESET_OUT be generated again or the part will remain in the same state as far as the outputs are concerned and will just reset the internal state?
Thanks,
Darren