This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM5748: IPC communication between cores

Part Number: AM5748
Other Parts Discussed in Thread: SYSBIOS

Hi,

I am trying the Interprocessor communication between the cores(DSP1 to IPU2 and IPU2 to A15_0) without using Linux for running the host. I have integrated the MessageQ and shared memory with the Shared memory present in the slave core. But I am facing some issues as the code is not executing consisently (as it stops in some MessageQ related functions),But the shared memory region is allocated as specified.

The code base between IPU2 to A15_0 core
UART_BasicExample_evmAM572x_m4ExampleProject_with_ipc.zip

UART_BasicExample_idkAM574x_armExampleProject.zip

The code base between DSP1 to IPU2

MSGQ_DSP1.zip

UART_BasicExample_evmAM572x_m4ExampleProject_with_ipc.zip

Thanks,

Anila