This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] AM625 / AM623 / AM620-Q1 / AM62L / AM62Ax / AM62D-Q1 / AM62Px / AM64x / AM243x Design Recommendations / Commonly Observed Errors during Custom board hardware design – Queries related to LVCMOS input Hysteresis

Part Number: AM62L

Tool/software:

HI TI experts,

I have the below queries regarding LVCMOS hysteresis 

LVCMOS IOs that support (implements) hysteresis

LVCMOS IOs hysteresis specifications

Enabling LVCMOS IOs hysteresis

  • Hi Board designers, 

    Refer below:

    LVCMOS IOs that support (implements) hysteresis

    To answer the question, you simply need to look in the datasheet.

     

     

    LVCMOS IOs hysteresis specifications

    Data sheet reference 

    Electrical Characteristics

    LVCMOS Electrical Characteristics

    TRM reference for AM62D

    14.2.1.2 Pad Configuration Registers
    14.2.1.2.1 Pad Configuration Register Functional Description

    Regards,

    Sreenivasa

  • Hi Board designers, 

    Refer below inputs for Hysteresis implemented on the Reset inputs

    We have discussed on the cold reset input MCU_PORz having internal hysteresis enabled and the need to apply signal with Min slew or use a discrete push pull buffer to avoid glitching of the internal reset.

    Does the MCU_RESETz and RESET_REQz warm reset inputs implement similar hysteresis and the above recommendations be valid for these warm reset inputs.

    For the second part of your question, the datasheet defines the same minimum active pulse width of 1200ns for both MCU_RESETz and RESET_REQz inputs that was defined for MCU_PORz.  Therefore, I think these reset inputs have the same requirements as MCU_PORz.

    Regards,

    Sreenivasa